

Academic Regulations-M.Tech. 2009-10



JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
Academic Regulations For The Award Of Full Time M.Tech. P.G. Degree
(WITH EFFECT FROM THE ACADEMIC YEAR 2009-10)

The Jawaharlal Nehru Technological University Anantapur shall confer M.Tech. Post Graduate degree to candidates who are admitted to the Master of Technology Programs and fulfill all the requirements for the award of the degree.

1.0 ELIGIBILITY FOR ADMISSIONS:

Admission to the above programme shall be made subject to the eligibility, qualifications and specialization prescribed by the University for each programme, from time to time.

Admissions shall be made either on the basis of merit rank obtained by the qualified candidates at an Entrance Test conducted by the University or on the basis of GATE / PGECET score, subject to reservations prescribed by the University or Government policies from time to time.

2.0 COURSE WORK:

- 2.1 A Candidate after securing admission must pursue the M.Tech. course of study for Four semesters duration.
- 2.2 Each semester shall be of 20 weeks duration including all examinations.
- 2.3 A candidate admitted to a programme should complete it within a period equal to twice the prescribed duration of the programme from the date of admission.

3.0 ATTENDANCE:

- 3.1 A candidate shall be deemed to have eligibility to write end semester examinations if he has put in at least 75% of attendance on cumulative basis of all subjects/courses in the semester.
- 3.2 Condonation of shortage of attendance up to 10% i.e., from 65% and above and less than 75% may be given by the college on the recommendation of the Principal.
- 3.3 Condonation of shortage of attendance shall be granted only on genuine and valid reasons on representation by the candidate with supporting evidence.
- 3.4 If the candidate does not satisfy the attendance requirement he is detained for want of attendance and shall reregister for that semester. He / she shall not be promoted to the next semester.

4.0. EVALUATION:

The performance of the candidate in each semester shall be evaluated subject wise, with a maximum of 100 marks for Theory and 100 marks for practicals, on the basis of Internal Evaluation and End Semester Examination.

4.1 For the theory subjects 60% of the marks will be for the External End Examination. While 40% of the marks will be for Internal Evaluation, based on the better of the marks secured in the two Mid Term-Examinations held, one in the middle of the Semester (I-IV units) and another immediately after the completion of instruction (V-VIII) units with Three questions to be answered out of four in 2hours, evaluated* for 40 marks.

*Note: All the Questions shall be of equal weightage of 10 marks and the marks obtained for 3questions shall be extrapolated to 40 marks, any fraction rounded off to the next higher mark

4.2 For practical subjects, 60 marks shall be for the End Semester Examinations and 40 marks will be for internal evaluation based on the day to day performance.

4.3 For Seminar there will be an internal evaluation of 50 marks. A candidate has to secure a minimum of 50% to be declared successful. The assessment will be made by a board consisting of HOD and two internal experts at the end of IV semester instruction.

4.4 A candidate shall be deemed to have secured the minimum academic requirement in a subject if he secures a minimum of 40% of marks in the End Examination and a minimum aggregate of 50% of the total marks in the End Semester Examination and Internal Evaluation taken together.

4.5 In case the candidate does not secure the minimum academic requirement in any of the subjects (as specified in 4.4.) he has to reappear for the Semester Examination either supplementary or regular in that subject, or repeat the course when next offered or do any other specified subject as may be required.

5.0 RE-REGISTRATION FOR IMPROVEMENT OF INTERNAL EVALUATION MARKS:

Following are the conditions to avail the benefit of improvement of internal evaluation marks.

5.1 The candidate should have completed the course work and obtained examinations results for I & II semesters.

5.2 He should have passed all the subjects for which the Internal evaluation marks secured are more than 50%.

5.3 Out of the subjects the candidate has failed in the examination due to Internal evaluation marks secured being less than 50%, the candidate shall be given one chance for each Theory subject and for a maximum of **three** Theory subjects for Improvement of Internal evaluation marks.

5.4 The candidate has to re-register for the chosen subjects and fulfill the academic requirements.

5.5 For each subject, the candidate has to pay a fee equivalent to one third of the semester tuition fee and the amount is to be remitted in the form of D.D. in favour of the

Registrar, JNTUA payable at Anantapur along with the requisition through the Principal of the respective college.

- 5.6 In the event of availing the Improvement of Internal evaluation marks, the internal evaluation marks as well as the End Examinations marks secured in the previous attempt(s) for the reregistered subjects stand cancelled.

6.0 EVALUATION OF PROJECT WORK:

Every candidate shall be required to submit thesis or dissertation after taking up a topic approved by the college/ institute.

- 6.1 Registration of Project work: A candidate is permitted to register for the project work after satisfying the attendance requirement of all the courses (theory and practical courses of I & II Sem)
- 6.2 An Internal Departmental Committee (I.D.C) consisting of HOD, Supervisor and one internal senior expert shall monitor the progress of the project work.
- 6.3 The work on the project shall be initiated in the penultimate semester and continued in the final semester. The duration of the project is for two semesters. The candidate can submit Project thesis with the approval of I.D.C. after 36 weeks from the date of registration at the earliest and one calendar year from the date of registration for the project work. Extension of time within the total permissible limit for completing the programme is to be obtained from the Head of the Institution.
- 6.4 The student must submit status report at least in three different phases during the project work period. These reports must be approved by the I.D.C before submission of the Project Report.
- 6.5 A candidate shall be allowed to submit the thesis / dissertation only after passing in all the prescribed subjects (both theory and practical) and then take viva voce examination of the project. The viva-voce examination may be conducted once in two months for all the candidates submitted during that period.
- 6.6 Three copies of the Thesis / Dissertation certified in the prescribed form by the supervisor & HOD shall be presented to the H.OD. One copy is to be forwarded to the University and one copy to be sent to the examiner.
- 6.7 The college shall submit a panel of three experts for a maximum of 5 students at a time. However, the thesis / dissertation will be adjudicated by one examiner nominated by the University.
- 6.8 If the report of the examiner is favorable viva-voce examination shall be conducted by a board consisting of the Supervisor, Head of the Department and the examiner who adjudicated the thesis / dissertation. The board shall jointly report candidates work as:
- | | | |
|----|------------------|---------|
| 1. | Very Good | Grade A |
| 2. | Good | Grade B |
| 3. | Satisfactory | Grade C |
| 4. | Not satisfactory | Grade D |

If the report of the viva-voce is not satisfactory (Grade D) the candidate will retake the viva-voce examination after three months. If he fails to get a satisfactory report at the

second viva-voce examination he will not be eligible for the award of the degree unless the candidate is permitted to revise and resubmit the thesis.

7.0 AWARD OF DEGREE AND CLASS:

A candidate shall be eligible for the award of respective degree if he satisfies the minimum academic requirements in every subject and secures 'satisfactory' or higher grade report on his thesis/dissertation and viva-voce. Based on overall percentage of marks obtained, the following class is awarded.

First class with Distinction:	70% or more
First class	below 70% but not less than 60%
Second class	below 60% but not less than 50%

8.0 WITH – HOLDING OF RESULTS:

If the candidate has not paid dues to the university or if any case of in-discipline is pending against him, the result of the candidate shall be withheld and he will not be allowed/ promoted into the next higher semester. The issue of degree is liable to be withheld in such cases.

9.0 TRANSITORY REGULATIONS:

Candidates who have discontinued or have been detained for want of attendance or who have failed after having undergone the course in earlier regulations and wish to continue the course are eligible for admission into the unfinished semester from the date of commencement of class work with the same or equivalent subjects as and when subjects are offered, subject to 4.5 and 2.3 sections. Whereas they continue to be in the academic regulations they were first admitted.

10.0 GENERAL:

- i. The academic regulations should be read as a whole for purpose of any interpretation.**
- ii. Disciplinary action for Malpractice / improper conduct in examinations is appended.**
- iii. There shall be no places transfer within the constituent colleges and affiliated colleges of Jawaharlal Nehru Technological University Anantapur.**
- iv. Where the words "he", "him", "his", occur in the regulations, they include "she", "her", "hers".**
- v. In the case of any doubt or ambiguity in the interpretation of the above rules, the decision of the Vice-Chancellor is final.**
- vi. The University may change or amend the academic regulations or syllabi at any time and the changes or amendments shall be made applicable to all the students on rolls with effect from the dates notified by the University.**

**RULES FOR DISCIPLINARY ACTION FOR MALPRACTICE / IMPROPER CONDUCT
IN EXAMINATIONS**

	Nature of Malpractices/Improper conduct	Punishment
	<i>If the candidate</i>	
1. (a)	Possesses or keeps accessible in examination hall, any paper, note book, programmable calculators, Cell phones, pager, palm computers or any other form of material concerned with or related to the subject of the examination (theory or practical) in which he is appearing but has not made use of (material shall include any marks on the body of the candidate which can be used as an aid in the subject of the examination)	Expulsion from the examination hall and cancellation of the performance in that subject only.
(b)	Gives assistance or guidance or receives it from any other candidate orally or by any other body language methods or communicates through cell phones with any candidate or persons in or outside the exam hall in respect of any matter.	Expulsion from the examination hall and cancellation of the performance in that subject only of all the candidates involved. In case of an outsider, he will be handed over to the police and a case is registered against him.
2.	Has copied in the examination hall from any paper, book, programmable calculators, palm computers or any other form of material relevant to the subject of the examination (theory or practical) in which the candidate is appearing.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted to appear for the remaining examinations of the subjects of that Semester/year. The Hall Ticket of the candidate is to be cancelled and sent to the University.
3.	Comes in a drunken condition to the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year.

4.	Smuggles in the Answer book or additional sheet or takes out or arranges to send out the question paper during the examination or answer book or additional sheet, during or after the examination.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.
5.	Leaves the exam hall taking away answer script or intentionally tears of the script or any part thereof inside or outside the examination hall.	Expulsion from the examination hall and cancellation of performance in that subject and all the other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat.
6.	Possess any lethal weapon or firearm in the examination hall.	Expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat.

7.	Impersonates any other candidate in connection with the examination.	The candidate who has impersonated shall be expelled from examination hall. The candidate is also debarred and forfeits the seat. The performance of the original candidate who has been impersonated, shall be cancelled in all the subjects of the examination (including practicals and project work) already appeared and shall not be allowed to appear for examinations of the remaining subjects of that semester/year. The candidate is also debarred for two consecutive semesters from class work and all University examinations. The continuation of the course by the candidate is subject to the academic regulations in connection with forfeiture of seat. If the impostor is an outsider, he will be handed over to the police and a case is registered against him.
8.	Refuses to obey the orders of the Chief Superintendent/Assistant – Superintendent / any officer on duty or misbehaves or creates disturbance of any kind in and around the examination hall or organizes a walk out or instigates others to walk out, or threatens the officer-in charge or any person on duty in or outside the examination hall of any injury to his person or to any of his relations whether by words, either spoken or written or by signs or by visible representation, assaults the officer-in-charge, or any person on duty in or outside the examination hall or any of his relations, or indulges in any other act of misconduct or mischief which result in damage to or destruction of property in the examination hall or any part of the College campus or engages in any other act which in the opinion of the officer on duty amounts to use of unfair means or misconduct or has the tendency to disrupt the orderly conduct of the examination.	In case of students of the college, they shall be expelled from examination halls and cancellation of their performance in that subject and all other subjects the candidate(s) has (have) already appeared and shall not be permitted to appear for the remaining examinations of the subjects of that semester/year. The candidates also are debarred and forfeit their seats. In case of outsiders, they will be handed over to the police and a police case is registered against them.

9.	If student of the college, who is not a candidate for the particular examination or any person not connected with the college indulges in any malpractice or improper conduct mentioned in clause 6 to 8.	Student of the colleges expulsion from the examination hall and cancellation of the performance in that subject and all other subjects the candidate has already appeared including practical examinations and project work and shall not be permitted for the remaining examinations of the subjects of that semester/year. The candidate is also debarred and forfeits the seat. Person(s) who do not belong to the College will be handed over to police and, a police case will be registered against them.
10.	Uses objectionable, abusive or offensive language in the answer paper or in letters to the examiners or writes to the examiner requesting him to award pass marks.	Cancellation of the performance in that subject.
11.	Copying detected on the basis of internal evidence, such as, during valuation or during special scrutiny.	Cancellation of the performance in that subject and all other subjects the candidate has appeared including practical examinations and project work of that semester/year examinations.
12.	If any malpractice is detected which is not covered in the above clauses 1 to 11 shall be reported to the University for further action to award suitable punishment.	

Malpractices identified by squad or special invigilators

1. Punishments to the candidates as per the above guidelines.
2. Punishment for institutions : (if the squad reports that the college is also involved in encouraging malpractices)
 - (i) A show cause notice shall be issued to the college.
 - (ii) Impose a suitable fine on the college.
 - (iii) Shifting the examination centre from the college to another college for a specific period of not less than one year.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

**Course structure and syllabi for
M.Tech. DIGITAL SYSTEMS & COMPUTER ELECTRONICS (DSCE)
for affiliated Engineering Colleges 2009-10**

I YEAR I Semester

S. No	Course code	Subject	Theory	Lab.	Credits
1.	9D06101	Digital System Design	4		4
2.	9D06102	Embedded System Concepts	4		4
3.	9D06103	Advanced Computer Architecture	4		4
4.	9D06104	Advanced Data Communications	4		4
5.	9D06105	Neural Networks & Applications	4		4
6.		ELECTIVE I	4		4
	9D06106a	Network Security & Cryptography			
	9D06106b	DSP Processors & Architectures			
	9D06106c	Low Power VLSI Design			
7.	9D06107	Digital System Design Lab		3	2
		contact periods/week	24	3	
			Total 27		26

I YEAR II SEMESTER

S. No	Course code	Subject	Theory	Lab.	Credits
1.	9D06201	Micro Computer System Design	4		
2.	9D06202	Hi-speed Networks	4		
3.	9D06203	Design of Fault Tolerant Systems	4		4
4.	9D06204	Systems Programming	4		4
5.	9D06205	Image & Video Processing	4		4
6.		ELECTIVE II	4		4
	9D06206a	System Modeling & Simulation			
	9D06206b	Algorithms for VLSI Design Automation			
	9D06206c	FPGA Architecture & Applications			
7.	9D06207	Signal Processing & Micro Processors Lab		3	2
		contact periods/week	24	3	
			Total 27		26

II YEAR (III & IV Semesters)

S. No	Course code	Subject	credits
1	9D06401	Seminar	2
2	9D06402	Project work	16

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. I SEMESTER (DSCE)

Th	C
4	4

(9D06101) DIGITAL SYSTEM DESIGN

UNIT I: DESIGN OF DIGITAL SYSTEMS: ASM charts, Hardware description language and control sequence method, Reduction of state tables, state assignments.

UNIT II: SEQUENTIAL CIRCUIT DESIGN: design of Iterative circuits, design of sequential circuits using ROMs and PLAs, sequential circuit design using CPLD, FPGAs.

UNIT III: FAULT MODELING: Fault classes and models, Stuck at faults, bridging faults, transition and intermittent faults.

TEST GENERATION: Fault diagnosis of Combinational circuits by conventional methods – Path Sensitization technique, Boolean difference method, Kohavi algorithm.

UNIT IV: TEST PATTERN GENERATION: D–algorithm, PODEM, Random testing, transition count testing, Signature analysis and testing for bridging faults.

UNIT V: FAULT DIAGNOSIS IN SEQUENTIAL CIRCUITS: State identification and fault detection experiment. Machine identification, Design of fault detection experiment.

UNIT VI: PROGRAMMING LOGIC ARRAYS: Design using PLA’s, PLA minimization and PLA folding.

UNIT VII: PLA TESTING: Fault models, Test generation and Testable PLA design.

UNIT VIII: ASYNCHRONOUS SEQUENTIAL MACHINE: Fundamental mode model, flow table, state reduction, minimal closed covers, races, cycles and hazards.

TEXTBOOKS:

1. Z. Kohavi – “Switching & finite Automata Theory” (TMH)
2. N. N. Biswas – “Logic Design Theory” (PHI)
3. Noman Balabanian, Bradley Calson – “Digital Logic Design Principles” – Wiley Student Edition 2004.

REFERENCES:

1. M. Abramovici, M. A. Breues, A. D. Friedman – “Digital System Testing and Testable Design”, Jaico Publications
2. Charles H. Roth Jr. – “Fundamentals of Logic Design”.
3. Frederick. J. Hill & Peterson – “Computer Aided Logic Design” – Wiley 4th Edition

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. I SEMESTER (DSCE)

Th C
4 4

(9D06102) EMBEDDED SYSTEM CONCEPTS

UNIT I:

INTRODUCTION: Embedded system overview, embedded hardware units, embedded software in a system, embedded system on chip (SOC), design process, classification of embedded systems

UNIT II:

EMBEDDED COMPUTING PLATFORM: CPU Bus, memory devices, component interfacing, networks for embedded systems, communication interfacing: RS232/UART, RS422/RS485, IEEE 488 bus.

UNIT III:

SURVEY OF SOFTWARE ARCHITECTURE: Round robin, round robin with interrupts, function queue scheduling architecture, selecting an architecture saving memory space

UNIT IV:

EMBEDDED SOFTWARE DEVELOPMENT TOOLS: Host and target machines, linkers, locations for embedded software, getting embedded software into target system, debugging technique

UNIT V:

RTOS CONCEPTS: Architecture of the kernel, interrupt service routines, semaphores, message queues, pipes

UNIT VI:

INSTRUCTION SETS; Introduction, preliminaries, ARM processor, SHARC processor.

UNIT VII: SYSTEM DESIGN TECHNIQUES:

Design methodologies, requirement analysis, specifications, system analysis and architecture design

UNIT VIII

DESIGN EXAMPLES: Telephone PBX, ink jet printer, water tank monitoring system, GPRS, Personal Digital Assistants, Set Top boxes..

TEXT BOOKS:

1. Computers as a component: principles of embedded computing system design- wayne wolf
2. An embedded software premier: David E. Simon
3. Embedded / real time systems-KVKK Prasad, Dreamtech press, 2005

REFERENCES:

1. Embedded real time systems programming-sri ram V Iyer, pankaj gupta, TMH, 2004
2. Embedded system design- A unified hardware/software introduction- frank vahid, tony D. Givargis, John Willey, 2002

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. I SEMESTER (DSCE)

Th	C
4	4

(9D06103) ADVANCED COMPUTER ARCHITECTURE

UNIT I: FUNDAMENTALS OF COMPUTER DESIGN: Technology trends, cost-measuring and reporting performance quantitative principles of computer design.

UNIT II: INSTRUCTION SET PRINCIPLES AND EXAMPLES: classifying instruction set, memory addressing, type and size of operands, addressing modes for signal processing, operations in the instruction set- instructions for control flow- encoding an instruction set.-the role of compiler

UNIT III: INSTRUCTION LEVEL PARALLELISM (ILP): over coming data hazards-reducing branch costs, high performance instruction delivery, hardware based speculation, limitation of ILP

UNIT IV: ILP SOFTWARE APPROACH: Compiler Techniques, Static Branch Protection, VLIW Approach, H.W support for more ILP at compile time- H.W versus S.W solutions

UNIT V: MEMORY HIERARCHY DESIGN: cache performance, reducing cache misses penalty and miss rate, virtual memory, protection and examples of VM.

UNIT VI: MULTIPROCESSORS AND THREAD LEVEL PARALLELISM: symmetric shared memory architectures, distributed shared memory, Synchronization, multi threading.

UNIT VII: STORAGE SYSTEMS: Types, Buses, RAID, errors and failures, bench marking a storage device, designing a I/O system.

UNIT VIII: INTER CONNECTION NETWORKS AND CLUSTERS: Interconnection network media, practical issues in interconnecting networks, examples, clusters, designing a cluster

TEXT BOOKS:

1. John. Hennessy & David A. Patterson Morgan Kufmann, "Computer Architecture A quantitative approach", 3rd edition (An Imprint of Elsevier)

REFERENCES:

1. Kai Hwang and A.Briggs, "Computer Architecture and parallel Processing", International Edition McGraw-Hill.
2. Dezso Sima, Terence Fountain, Peter Kacsuk, "Advanced Computer Architectures", Pearson.

(9D06104) ADVANCED DATA COMMUNICATIONS

UNIT I

DIGITAL MODULATION: Introduction, Information Capacity Bits, Bit Rate, Baud, and M-ARY Coding, ASK, FSK, PSK, QAM, BPSK, QPSK, 8PSK, 16PSK, 8QAM, 16QAM, DPSK, Methods, Band Width Efficiency, Carrier Recovery, Clock Recovery.

UNIT II&III

BASIC CONCEPTS OF DATA COMMUNICATIONS, INTERFACES AND MODEMS: Data Communication, Components, Networks, Distributed Processing, Network Criteria- Applications, Protocols and Standards, Standards Organizations, Regulatory Agencies, Line Configuration- Point-to-point- Multipoint, Topology, Mesh, Star, Tree, Bus, Ring, Hybrid Topologies, Transmission Modes, Simplex, Half duplex- Full Duplex, Categories of Networks- LAN, MAN, WAN and Internetworking, Digital Data Transmission- Parallel and Serial, DTE- DCE Interface- Data Terminal Equipment, Data Circuit- Terminating Equipment, Standards EIA 232 Interface, Other Interface Standards, Modems- Transmission Rates.

UNIT IV

ERROR DETECTION AND CORRECTION: Types of Errors- Single- Bit Error, CRC (Cyclic Redundancy Check), Performance, Checksum, Error Correction- Single-Bit Error Correction, Hamming Code.

UNIT V

DATA LINK CONTROL: Stop and Wait, Sliding Window Protocols.

DATA LINK PROTOCOLS: Asynchronous Protocols, Synchronous Protocols, Character Oriented Protocol- Binary Synchronous Communication (BSC) - BSC Frames- Data Transparency, Bit Oriented Protocols, HDLC, Link Access Protocols.

UNIT VI

SWITCHING: Circuit Switching- Space Division Switches- Time Division Switches, TDM Bus, Space and Time Division Switching Combinations, Public Switched Telephone Network, Packet Switching- Datagram Approach- Virtual Circuit Approach, Circuit Switched Connection Versus Virtual Circuit Connection, Message Switching.

MULTIPLEXING: Time Division Multiplexing (TDM), Synchronous Time Division Multiplexing, Digital Hierarchy, Statistical Time Division Multiplexing.

UNIT VII&VIII

MULTIPLE ACCESS: Random Access, Aloha- Carrier Sense Multiple Access (CSMA)- Carrier Sense Multiple Access with Collision Detection (CSMA)- Carrier Sense Multiple Access with Collision Avoidance (CSMA/CA), Controlled Access- Reservation- Polling- Token Passing, Channelization- Frequency- Division Multiple Access (FDMA), Time - Division Multiple Access

(TDMA), - Code - Division Multiple Access (CDMA).

TEXT BOOKS:

1. B. A. Forouzan, "Data Communication and Computer Networking", 3/e, TMH, 2008.
2. W. Tomasi, "Advanced Electronic Communication Systems", 5 ed., PEI2008.

REFERENCES:

1. Prakash C. Gupta, "Data Communications and Computer Networks", PHI, 2006.
2. William Stallings, "Data and Computer Communications", 8th ed., PHI 2007.
3. T. Housely, "Data Communication and Tele Processing Systems", 2/e, BSP, 2008.
4. Brijendra Singh, "Data Communications and Computer Networks", 2nd ed., PHI 2005.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. I SEMESTER (DSCE)

Th	C
4	4

(9D06105) NEURAL NETWORKS & APPLICATIONS

UNIT I

INTRODUCTION: History of Neural Networks, Structure and functions of biological and artificial neuron, Neural network architectures, learning methods, evaluation of neural networks.

UNIT II

SUPERVISED LEARNING - I: McCulloch- Pitts neuron model, perception learning, Delta learning, Windrow- Hoff learning rules, linear seperability, Adeline modification.

UNIT III

SUPERVISED LEARNING –II MULTI LAYER NETWORKS: Architectures, Madalines, Back propagation algorithm, importance of learning parameter and momentum term, radial basis functions, polynomial networks.

UNIT IV&V

UNSUPERVISED LEARNING : Winner-Take- all learning, out star learning, learning vector quantizers, Counter propagation networks, Kohonen self – organizing networks, Grossberg layer, adaptive resonance theory, Hamming net.

UNIT VI

ASSOCIATIVE MEMORIES: Hebbian learning rule, continous and discrete Hopfield networks, recurrent and associative memory, Boltzman machines, Bi-directional associative memory.

UNIT VII&VIII

APPLICATIONS OF NEURAL NETWORKS: Optimization, Travelling Salesman problem, solving simultaneous linear equations, application in pattern recognition and image processing.

Pattern recognition, Optimization, Associative memories, speech and decision-making. VLSI implementation of neural networks.

TEXT BOOKS:

1. J.M. Zurada, "Introduction to Artificial Neural Systems" - Jaico Publishing House, Bombay,2001.
2. Kishan Mehrotra , Chelkuri. K.Mohan, Sanjay Ranka, "Elements of Artificial Neural Networks", Penram International
3. B.Yagnanarayana, "Artificial Neural Networks", PHI, New Delhi.

REFERENCES:

1. S.N Sivanandham, S. sumathi, S.N.Deepa,"Introduction to Neural networks using matlab 6.0", Tata McGraw Hill, New Delhi, 2005.
2. P.D. wasserman, "Neural computing theory & practice", ANZA PUB.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. I SEMESTER (DSCE)

Th	C
4	4

(9D06106a) NETWORK SECURITY & CRYPTOGRAPHY
(ELECTIVE I)

UNIT I

INTRODUCTION: Attacks, Services and Mechanisms, Security attacks, Security services, A Model for Internet work security. **CLASSICAL TECHNIQUES:** Conventional Encryption model, Steganography, Classical Encryption Techniques.

UNIT II

MODERN TECHNIQUES: Simplified DES, Block Cipher Principles, Data Encryption standard, Strength of DES, Differential and Linear Cryptanalysis, Block Cipher Design Principles and Modes of operations.

ALGORITHMS: Triple DES, International Data Encryption algorithm, Blowfish, RC5, CAST-128, RC2, Characteristics of Advanced Symmetric block cifers.

UNIT III

CONVENTIONAL ENCRYPTION: Placement of Encryption function, Traffic confidentiality, Key distribution, Random Number Generation.

PUBLIC KEY CRYPTOGRAPHY: Principles, RSA Algorithm, Key Management, Diffie-Hellman Key exchange, Elliptic Curve Cryptography.

UNIT IV

NUMBER THEORY: Prime and Relatively prime numbers, Modular arithmetic, Fermat's and Euler's theorems, Testing for primality, Euclid's Algorithm, the Chinese remainder theorem, Discrete logarithms.

MESSAGE AUTHENTICATION AND HASH FUNCTIONS: Authentication requirements and functions, Message Authentication, Hash functions, Security of Hash functions and MACs.

UNIT V

HASH AND MAC ALGORITHMS: MD File, Message digest Algorithm, Secure Hash Algorithm, RIPEMD-160, HMAC.

DIGITAL SIGNATURES AND AUTHENTICATION PROTOCOLS: Digital signatures, Authentication Protocols, Digital signature standards.

UNIT VI

AUTHENTICATION APPLICATIONS: Kerberos, X.509 directory Authentication service.

ELECTRONIC MAIL SECURITY: Pretty Good Privacy, S/MIME.

UNIT VII

IP SECURITY: Overview, Architecture, Authentication, Encapsulating Security Payload, Combining security Associations, Key Management.

WEB SECURITY: Web Security requirements, secure sockets layer and Transport layer security, Secure Electronic Transaction.

UNIT VIII

INTRUDERS, VIRUSES AND WORMS: Intruders, Viruses and Related threats. FIRE WALLS: Fire wall Design Principles, Trusted systems.

TEXT BOOKS

1. Cryptography and Network Security: Principles and Practice - William Stallings, Pearson Education., 2000.

M.Tech. I SEMESTER (DSCE)

Th	C
4	4

ELECTIVE I
(9D06106b) DSP PROCESSORS & ARCHTECTURE

UNIT I- INTRODUCTION TO DIGITAL SIGNAL PROCESING: Introduction, A Digital signal-processing system, The sampling process, Discrete time sequences. Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear time-invariant systems, Digital filters, Decimation and interpolation, Analysis and Design tool for DSP Systems MATLAB, DSP using MATLAB.

UNIT II- COMPUTATIONAL ACCURACY IN DSP IMPLEMENTATIONS: Number formats for signals and coefficients in DSP systems, Dynamic Range and Precision, Sources of error in DSP implementations, A/D Conversion errors, DSP Computational errors, D/A Conversion Errors, Compensating filter.

UNIT III- ARCHITECTURES FOR PROGRAMMABLE DSP DEVICES: Basic Architectural features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External interfacing.

UNIT IV- EXECUTION CONTROL AND PIPELINING: Hardware looping, Interrupts, Stacks, Relative Branch support, Pipelining and Performance, Pipeline Depth, Interlocking, Branching effects, Interrupt effects, Pipeline Programming models.

UNIT V- PROGRAMMABLE DIGITAL SIGNAL PROCESSORS: Commercial Digital signal-processing Devices, Data Addressing modes of TMS320C54XX DSPs, Data Addressing modes of TMS320C54XX Processors, Memory space of TMS320C54XX Processors, Program Control, TMS320C54XX instructions and Programming, On-Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54XX Processors.

UNIT VI- IMPLEMENTATIONS OF BASIC DSP ALGORITHMS: The Q-notation, FIR Filters, IIR Filters, Interpolation Filters, Decimation Filters, PID Controller, Adaptive Filters, 2-D Signal Processing.

UNIT VII- IMPLEMENTATION OF FFT ALGORITHMS: An FFT Algorithm for DFT Computation, A Butterfly Computation, Overflow and scaling, Bit-Reversed index generation, An 8-Point FFT implementation on the TMS320C54XX, Computation of the signal spectrum.

UNIT VIII- INTERFACING MEMORY AND I/O PERIPHERALS TO PROGRAMMABLE DSP DEVICES: Memory space organization, External bus interfacing signals, Memory interface, Parallel I/O interface, Programmed I/O, Interrupts and I/O, Direct memory access (DMA). A Multichannel buffered serial port (McBSP), McBSP Programming, a CODEC interface circuit, CODEC programming, A CODEC-DSP interface example.

TEXT BOOKS:

1. Digital Signal Processing – Avtar Singh and S. Srinivasan, Thomson Publications, 2004.
2. DSP Processor Fundamentals, Architectures & Features-Lapsley et al.S. Chand & Co, 2000.

REFERENCES:

1. Digital Signal Processors, Architecture, Programming and Applications–B. Venkata Ramani and M. Bhaskar, TMH, 2004.
2. Digital Signal Processing – Jonatham Stein, John Wiley, 2005.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. I SEMESTER (DSCE)

Th	C
4	4

ELECTIVE I
(9D06106c) LOW POWER VLSI DESIGN

UNIT I- LOW POWER DESIGN, AN OVER VIEW: Introduction to low- voltage low power design, limitations, Silicon-on-Insulator.

UNIT II- MOS/BiCMOS PROCESSES: Bi-CMOS processes, Integration and Isolation considerations, Integrated Analog/Digital CMOS Process.

UNIT III- LOW-VOLTAGE/LOW POWER CMOS/ BICMOS PROCESSES: Deep submicron processes, SOI CMOS, lateral BJT on SOI, future trends and directions of CMOS/Bi-CMOS processes.

UNIT IV- DEVICE BEHAVIOR AND MODELING: Advanced MOSFET models, limitations of MOSFET models, Bipolar models. Analytical and Experimental characterization of sub-half micron MOS devices, MOSFET in a Hybrid mode environment.

UNIT V- CMOS AND Bi-CMOS LOGIC GATES: Conventional CMOS and Bi-CMOS logic gates, Performance Evaluation.

UNIT VI- LOW- VOLTAGE LOW POWER LOGIC CIRCUITS: Comparison of advanced Bi-CMOS Digital circuits. ESD-free Bi-CMOS, Digital circuit operation and comparative Evaluation.

UNIT VII- LOW POWER LATCHES AND FLIP FLOPS: Evolution of Latches and Flip flops-quality measures for latches and Flip flops, Design perspective.

UNIT VIII- SPECIAL TECHNIQUES: Power Reduction in Clock Networks, CMOS Floating Node,
Low Power Bus, Delay Balancing, Low Power Techniques for SRAM.

TEXT BOOKS:

1. CMOS/BiCMOS ULSI low voltage, low power by Yeo Rofail/ Gohl(3 Authors)-Pearson Education Asia 1st Indian reprint,2002.
2. Gary K. Yeap,"Practical Low Power Digital VLSI Design", KAP, 2002.

REFERENCES:

1. Basic VLSI Design,Douglas A.Pucknell & Kamran Eshraghian,3rd edition PHI.
2. Digital Integrated circuits, J.Rabaey PH. N.J 1996
3. CMOS Digital ICs Sung-mo Kang and yusuf leblebici 3rd edition TMH 2003 .
4. IEEE Trans Electron Devices, IEEE J.Solid State Circuits, and other National and International Conferences and Symposia.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. I SEMESTER (DSCE)

L	C
3	2

(9D06107) DIGITAL SYSTEM DESIGN LAB

CYCLE 1:

1. Simulation and Verification of Logic Gates.
2. Design and Simulation of Half adder, Serial Binary Adder, Multi Precession Adder, Carry Look Ahead Adder and Full Adder.
3. Simulation and Verification of Decoder, MUXs, Encoder using all Modeling Styles.
4. Modeling of Flip-Flops with Synchronous and Asynchronous reset.
5. Design and Simulation of Counters- Ring Counter, Johnson Counter, and Up- Down Counter, Ripple Counter.
6. Design of a N- bit Register of Serial-in Serial-out, Serial in Parallel out, Parallel in Serial out and Parallel in Parallel Out.
7. Design of Sequence Detector (Finite State Machine- Mealy and Moore Machines).
8. 4- Bit Multiplier, Divider. (for 4-Bit Operand)
9. Design ALU to Perform – ADD, SUB, AND-OR, 1's and 2's COMPLIMENT, Multiplication, Division.

CYCLE 2: After completing cycle 1, Digital Circuit Description Using Verilog/ VHDL.

1. Verification of the Functionality of the circuit using function Simulators.
2. Timing Simulator for Critical Path time Calculation.
3. Synthesis of Digital Circuit.
4. Place and Router Techniques for FPGA's like Xilinx, Altera, Cypress, etc.,
5. Implementation of Design using FPGA and CPLD Devices.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. II SEMESTER (DSCE)

Th	C
4	4

(9D06201) MICRO COMPUTER SYSTEM DESIGN

UNIT I: REVIEW OF 8086 PROCESSOR: Architecture, Register organization, Addressing Modes and Instruction Set (Brief treatment only), Difference between 8086 and 8088 with rest to pin structures.

UNIT II: THE 80286 MICRO PROCESSORS: Architecture, Register Organization, Addressing Modes and instruction sets of 80286 (brief treatment only)

UNIT III: THE 80386, AND 80486 MICRO PROCESSORS: Architectural features, Register Organization, Memory management, Virtual 8086 mode, The Memory Paging Mechanism, Pin Definitions of 80386 and 80486 (brief treatment).

UNIT IV: THE PENTIUM AND PENTIUM PRO PROCESSORS: The Memory System, Input/output system, Branch Prediction Logic, Cache Structure, Pentium Registers, Serial Pentium pro features.

UNIT V: THE PENTIUM IV AND DUAL CORE MICRO PROCESSORS: Architecture, Special Registers and Pin Structures (brief treatment only)

UNIT VI: I/O PROGRAMMING: Fundamentals of I/O, Considerations Programmed I/O, Interrupt I/O, Block Transfers and DMA, I/O Design Example.

UNIT VII: INTRODUCTION TO MULTIPROGRAMMING: Process Management, Semaphores Operations, Common Procedure Sharing, Memory Management, Virtual Memory Concept of 80286 and other advanced Processors.

UNIT VIII: ARITHMETIC COPROCESSOR, MMX AND SIMD TECHNOLOGIES: Data formals for Arithmetic Coprocessor, Internal Structure of 8087 and Advanced Coprocessors. Instruction Set (brief treatment).

TEXTBOOKS:

1. Barry, B. Brey, "The Intel Microprocessors," 8/e, Pearson Education, 2009.
2. A.K. Ray and K.M. Bhurchandi, "Advanced Microprocessor and Peripherals," TMH.

REFERENCES:

1. YU-Chang, Glenn A. Gibson, "Micro Computer Systems: The 8086/8088 Family Architecture, Programming and Design" 2nd Edition, Pearson Education, 2007
2. Douglas V.Hall, "Microprocessors and Interfacing" Special Indian Edition, 2006

(9D06202) HI-SPEED NETWORKS

UNIT I: NETWORK SERVICES & LAYERED ARCHITECTURE: Traffic characterization and quality of service, Network services, High performance networks, Network elements, Basic network mechanisms, layered architecture.

UNIT II: ISDN & B-ISDN: Over view of ISDN, ISDN channels, User access, ISDN protocols, Brief history of B-ISDN and ATM, ATM based services and applications, principles and building block of B-ISDN, general architecture of B-ISDN, frame relay.

UNIT III: ATM NETWORKS: Network layering, switching of virtual channels and virtual paths, applications of virtual channels and connections.

UNIT IV: QOS parameters, traffic descriptors, ATM service categories, ATM cell header, ATM layer, ATM adaptation layer.

UNIT V: INTERCONNECTION NETWORKS: Introduction, Banyan Networks, Routing algorithm & blocking phenomenon, Batcher-Banyan networks, crossbar switch, three stage class networks.

UNIT VI: REARRANGEABLE NETWORKS: Rearrangeable class networks, folding algorithm, bens network, looping algorithm.

UNIT VII: ATM SIGNALING, ROUTING AND TRAFFIC CONTROL: ATM addressing, UNI signaling, PNNI signaling, PNNI routing, ABR Traffic management.

UNIT VIII: TCP/IP NETWORKS: History of TCP/IP, TCP application and Services, Motivation, TCP, UDP, IP services and Header formats, Internetworking, TCP congestion control, Queue management: Passive & active, QOS in IP networks: differentiated and integrated services.

TEXT BOOKS:

1. ISDN & B-ISDN with Frame Relay – William Stallings, PHI.
2. Communication Networks - Leon Garcia widjaja, TMH, 2000.
3. ATM Fundamentals – N. N. Biswas, Adventure books publishers, 1998.

REFERENCES:

1. High Performance TCP/IP Networking – Mahbub Hassan , Raj Jain, PHI, 2005.
2. ATM Networks-Rainer Handel, Manfred N.Hubber, Stefan Schroder,Pearson Edu 2002
3. High Speed Networks and Internets – William Stallings, Pearson edu., 2002.
4. High Performance Communication Networks – T. Walrand & P. Varaiya, 2nd ed., Harcourt Asia Publ

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. II SEMESTER (DSCE)

Th	C
4	4

(9D06203) DESIGN OF FAULT TOLERANT SYSTEMS

UNIT I: BASIC CONCEPTS: Reliability concepts, Failure & Faults, Reliability and failure rate, Relation between reliability and Mean time between failure, Maintainability and Availability, Reliability of series, Parallel and Parallel-Series combinational circuits.

UNIT II: FAULT TOLERANT DESIGN: Basic concepts – Static, dynamic, hybrid, Triple Modular Redundant System, Self purging redundancy, Siftout redundancy (SMR), SMR Configuration, Use of error correcting code, Time redundancy and software redundancy.

UNIT III: SELF CHECKING CIRCUITS: Basic concepts of Self checking circuits, Design of Totally Self Checking checker, Checkers using m out of n codes, Berger code, Low cost residue code.

UNIT IV: FAIL SAFE DESIGN: Strongly fault secure circuits, fail safe design of sequential circuits using partition theory and Berger code, Totally self checking PLA design.

UNIT V: DESIGN FOR TESTABILITY FOR COMBINATIONAL CIRCUITS: Basic concepts of testability, controllability and observability, the Reed Muller's expansion technique, OR-AND-OR design, use of control and syndrome testable design.

UNIT VI: Theory and operation of LFSR, LFSR as Signature analyzer, Multiple-input Signature Register.

UNIT VII: DESIGN FOR TESTABILITY FOR SEQUENTIAL CIRCUITS: Controllability and observability by means of scan register, Storage cells for scan design, classic scan design, Level Sensitive Scan Design (LSSD).

UNIT VIII: BUILT IN SELF TEST: BIST concepts, Test pattern generation for BIST exhaustive testing, Pseudorandom testing, pseudo exhaustive testing, constant weight patterns, Generic offline BIST architecture.

TEXT BOOKS:

1. Parag K. Lala – “Fault Tolerant & Fault Testable Hardware Design” (PHI)
2. M. Abramovili, M.A. Breues, A. D. Friedman – “Digital Systems Testing and Testable Design” Jaico publications.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. II SEMESTER (DSCE)

Th C
4 4

(9D06204) SYSTEMS PROGRAMMING

UNIT I: LANGUAGE PROCESSORS: Introduction, Language Processing Activities, Fundamentals of Language Processing, Fundamental of Language Specifications, Language Processors Development Tools.

UNIT II: DATA STRUCTURES FOR LANGUAGE PROCESSING: Search Data Structures, Allocation Data Structures.

UNIT III: SCANNING AND PARSING:

Scanning: Introduction, Finite State Automata, regular Expressions, Building DFA's, Performing Semantic Actions, Writing a Scanner.

Parsing: Introduction, Parse Trees and Abstract Syntax Trees, Top Down Parsing and its Algorithm, Predictions and Backtracking, Implementing Top Down Parsing, Comments on Top Down Parsing, Top Down Parsing Without Back Tracking, Practical Top Down Parsing, Bottom Up Parsing and its Algorithm, Simple Precedence, Simple Precedence grammar, Operator Precedence Grammars, Operator Precedence Parsing, Algorithms, LALR Parsing.

UNIT IV: ASSEMBLERS: Elements of Assembly Language Programming, A Simple Assembly Scheme, Pass Structure of Assemblers, A single Pass Assembler for IBM PC.

UNIT V: MACROS AND MACRO PROCESSORS: Macro Definition and Call, Macro Expansion, Nested Macro Calls, Advanced Macro Facilities, Design of Macro Processors.

UNIT VI: COMPILERS AND INTERPRETERS: Aspects of Compilation, Memory Allocation, Compilation of Expressions, Compilation of Control Structures, Code Optimization, Interpreters.

UNIT VII: LINKERS: Relocation and Linking Concepts, Design of Linkers, Self Relocation Programs, A Linker for MS DOS, Linking for Overlays, Loaders.

UNIT VIII: SOFTWARE TOOLS: Software Tools for Program Development, Editors, Debug Monitors, Programming Environments, User Interfaces.

TEXT BOOKS:

1. Systems Programming and Operating Systems by D.M.Dhamdhere, 2/e, TMH.

REFERENCES:

1. Systems Programming by John J.Donovan, Mc.Graw Hill,International Edition

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. II SEMESTER (DSCE)

Th	C
4	4

(9D06205) IMAGE & VIDEO PROCESSING

UNIT I: IMAGE REPRESENTATION: Gray scale and colour Images, image sampling and quantization. Two dimensional orthogonal transforms: DFT, WHT, Haar transform, KLT, DCT.

UNIT II: IMAGE ENHANCEMENT: Filters in spatial and frequency domains, histogram-based processing, homomorphic filtering. Edge detection, non parametric and model based approaches, LOG filters, localization problem.

UNIT III: IMAGE RESTORATION: Degradation Models, PSF, circulant and block - circulant matrices, deconvolution, restoration using inverse filtering, Wiener filtering and maximum entropy-based methods.

UNIT IV: IMAGE SEGMENTATION: Pixel classification, Bi-level Thresholding, Multi-level Thresholding, P-tile method, Adaptive Thresholding, Spectral & spatial classification, Edge detection, Hough transform, Region growing.

UNIT V: FUNDAMENTAL CONCEPTS OF IMAGE COMPRESSION: Compression models, Information theoretic perspective, Fundamental coding theorem.

UNIT VI: LOSSLESS COMPRESSION: Huffman Coding, Arithmetic coding, Bit plane coding, Run length coding, Lossy compression: Transform coding, Image compression standards.

UNIT VII: VIDEO PROCESSING: Representation of Digital Video, Spatio-temporal sampling, Motion Estimation.

UNIT VIII: Video Filtering, Video Compression, Video coding standards.

TEXT BOOKS/REFERENCES:

1. R. C. Gonzalez, R. E. Woods, "Digital Image Processing", Pearson Education. 2nd edition, 2002
2. W. K. Pratt, "Digital image processing", Prentice Hall, 1989
3. A. Rosenfeld and A. C. Kak, "Digital image processing", Vols. 1 and 2, Prentice Hall, 1986.
4. H. C. Andrew and B. R. Hunt, "Digital image restoration", Prentice Hall, 1977
5. R. Jain, R. Kasturi and B.G. Schunck, "Machine Vision", McGraw-Hill International Edition, 1995
6. A. M. Tekalp, "Digital Video Processing", Prentice-Hall, 1995
7. A. Bovik, "Handbook of Image & Video Processing", Academic Press, 2000

M.Tech. II SEMESTER (DSCE)**Th C**
4 4**ELECTIVE II****(9D06206a) SYSTEM MODELING & SIMULATION**

UNIT I: BASIC SIMULATION MODELING: Systems, Models and Simulation, Discrete Event Simulation, Simulation of single server queuing system, Simulation of Inventory System, Alternative approach to modeling and simulation.

UNIT II: SIMULATION SOFTWARE: Comparison of simulation packages with Programming languages, Classification of Software, Desirable Software Features, General purpose simulation packages, Arena, Extend and others, Object Oriented Simulation, Examples of application oriented simulation packages.

UNIT III: BUILDING SIMULATION MODELS: Guidelines for determining levels of model detail, Techniques for increasing model validity and credibility.

UNIT IV: MODELING TIME DRIVEN SYSTEMS: Modeling input signals, delays, System integration, Linear Systems, Motion control models, Numerical Experimentation.

UNIT V: EXOGENOUS SIGNALS AND EVENTS: Disturbance signals, State Machines, Petri Nets & Analysis, System encapsulation.

UNIT VI: MARKOV PROCESS: Probabilistic systems, Discrete Time Markov processes, Random walks, Poisson processes, the exponential distribution, simulating a poison process, Continuous-Time Markov processes.

UNIT VII: EVENT DRIVEN MODELS: Simulation diagrams, Queuing theory, simulating queuing systems, Types of Queues, Multiple servers.

UNIT VIII: SYSTEM OPTIMIZATION: System Identification, Searches, Alpha/beta trackers, Multidimensional Optimization, Modeling and Simulation methodology.

TEXT BOOKS:

1. Frank L. Severance, "System Modeling & Simulation, An Introduction", John Wiley & Sons, 2001.
2. Averill M. Law, W. David Kelton, "Simulation Modeling and Analysis", TMH, 3rd Edition, 2003.

REFERENCES:

1. Geoffery Gordon, "Systems Simulation", PHI, 1978.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR
M.Tech. II SEMESTER (DSCE)

Th	C
4	4

ELECTIVE II
(9D06206b) ALGORITHMS FOR VLSI DESIGN AUTOMATION

UNIT I : PRELIMINARIES: Introduction to Design Methodologies, Design Automation tools, Algorithmic Graph Theory, Computational complexity, Tractable and Intractable problems.

UNIT II: GENERAL PURPOSE METHODS FOR COMBINATIONAL OPTIMIZATION: Backtracking, Branch and Bound, Dynamic Programming, Integer Linear Programming, Local Search, Simulated Annealing, Tabu search, Genetic Algorithms.

UNIT III: Layout Compaction, Placement, Floor planning And Routing Problems, Concepts and Algorithms.

UNIT IV: MODELLING AND SIMULATION: Gate Level Modeling and Simulation, Switch level Modeling and Simulation.

UNIT V: LOGIC SYNTHESIS AND VERIFICATION: Basic issues and Terminology, Binary-Decision diagrams, Two-Level logic Synthesis

UNIT VI: HIGH-LEVEL SYNTHESIS: Hardware Models, Internal representation of the input Algorithm, Allocation, Assignment and Scheduling, Some Scheduling Algorithms, Some aspects of Assignment problem, High-level Transformations.

UNIT VII: PHYSICAL DESIGN AUTOMATION OF FPGA'S: FPGA technologies, Physical Design cycle for FPGA's, partitioning and Routing for segmented and staggered Models.

UNIT VIII: PHYSICAL DESIGN AUTOMATION OF MCM'S
MCM technologies, MCM physical design cycle, Partitioning, Placement- Chip Array based and Full Custom Approaches, Routing, Maze routing, Multiple stage routing, Topologic routing, Integrated Pin, Distribution and routing, Routing and Programmable MCM's.

TEXTBOOKS:

1. S.H.Gerez, "Algorithms for VLSI Design Automation", WILEY Student Edition, John wiley & Sons (Asia) Pvt. Ltd., 1999.
2. Naveed Sherwani, "Algorithms for VLSI Physical Design Automation" ,3rd edition, Springer International Edition, 2005.

REFERENCES:

1. Computer Aided Logical Design with Emphasis on VLSI – Hill & Peterson, Wiley, 1993.
2. Modern VLSI Design Systems on silicon – Wayne Wolf, Pearson Education Asia, 2nd Edition, 1998.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. II SEMESTER (DSCE)

Th C
4 4

ELECTIVE II
(9D06206c) FPGA ARCHITECTURE & APPLICATIONS

UNIT I

PROGRAMMABLE LOGIC: ROM, PLA, PAL, PLD, PGA – Features, Programming and Applications using Complex Programmable Logic Devices Altera Series – Max 5000/7000 Series and Altera FLEX Logic – 10000 Series CPLD, AMD’s – CPLD (Mach 1 To 5); Cypress FLASH 370 Device Technology, Lattice Plsi’s Architectures – 3000 Series – Speed Performance and in System Programmability.

UNIT II

FPGA: Field Programmable Gate Arrays – Logic Blocks, Routing Architecture, Design Flow, Technology Mapping J for Fpgas.

UNIT III

CASE STUDIES: Xilinx XC4000 & ALTERA’s FLEX 8000/10000 FPGAs: AT & T – ORCA’s (Optimized Reconfigurable Cell Array): ACTEL’s – ACT-1,2,3 and Their Speed Performance.

UNIT IV

FINITE STATE MACHINES (FSM): Top Down Design – State Transition Table, State Assignments for FPGAs. Problem of Initial State Assignment for One Hot Encoding. Derivations of State Machine Charges.

UNIT V

Realization of State Machine Charts with a PAL. Alternative Realization for State Machine Chart using Microprogramming. Linked State Machines. One – Hot State Machine, Petrinetes for State Machines – Basic Concepts, Properties. Extended Petrinetes for Parallel Controllers. Finite State Machine – Case Study, Meta Stability, Synchronization.

UNIT VI& VII

FSM ARCHITECTURES AND SYSTEMS LEVEL DESIGN: Architectures Centered Around Non-Registered PLDs. State Machine Designs Centered Around Shift Registers. One – Hot

Design Method. Use of ASMs in One – Hot Design. K Application of One – Hot Method. System Level Design – Controller, Data Path and Functional Partition.

UNIT VIII

DIGITAL FRONT END DIGITAL DESIGN TOOLS FOR FPGAS & ASICS: Using Mentor Graphics EDA Tool (“FPGA Advantage”) – Design Flow Using FPGAs – Guidelines and Case Studies of Paraller Adder Cell, Paraller Adder Sequential Circuits, Counters, Multiplexers, Parallel Controllers.

TEXT BOOKS/REFERENCES:

1. P.K.Chan & S. Mourad, Digital Design Using Field Programmable Gate Array, Prentice Hall (Pte), 1994.
2. S.Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Publicatgions,1994.
3. J. Old Field, R.Dorf, Field Programmable Gate Arrays, John Wiley & Sons, Newyork, 1995.
4. S.Brown, R.Francis, J.Rose, Z.Vransic, Field Programmable Gate Array, Kluwer Pubin, 1992.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. II SEMESTER (DSCE)

L C
3 2

(9D06207) SIGNAL PROCESSING & MICROPROCESSORS LAB

1. Design and Simulation FIR Filter Using any Windowing Technique.
2. Design of IIR Filters from Analog Filters.
3. Cancellation of Channel Effects using Adaptive Filter (using LMS / RLS Algorithms).
4. Simulation of AR Parameters using Burg's Algorithm for Prediction of Filter Coefficients.
5. Interface a Seven Segment LED to a Decimal Data source refer DIGITAL SYSTEM DESIGN AND MICROPROCESSOR by Hayes Tata McGraw Hill.
6. Interface A/D and D/A, and reconstruct the sampled Signal.
7. Use Interrupt and Sample the Sinusoidal.
8. Interface keyboard and write a Routine to Read a Key from the Keyboard.

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. IV SEMESTER (DSCE)

C
2

(9D06401) SEMINAR

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

M.Tech. IV SEMESTER (DSCE)

C
16

(9D06402) PROJECT WORK

The Project Work should be on a contemporary topic relevant to the core subjects of the course. It should be original work of the candidate.
